



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 1 / 52

Copyright ©2017. cAAS. All rights reserved.

Table of Contents

18CSL37 : ANALOG AND DIGITAL ELECTRONICS LAB.....	2
A. LABORATORY INFORMATION.....	2
1. Lab Overview.....	2
2. Lab Content.....	2
3. Lab Material.....	3
4. Lab Prerequisites:.....	3
5. General Instructions.....	3
6. Lab Specific Instructions.....	4
B. OBE PARAMETERS.....	4
1. Lab / Course Outcomes.....	4
2. Lab Applications.....	5
3. Articulation Matrix.....	5
4. Mapping Justification.....	6
5. Curricular Gap and Content.....	6
6. Content Beyond Syllabus.....	6
C. COURSE ASSESSMENT.....	7
1. Course Coverage.....	7
2. Continuous Internal Assessment (CIA).....	7
D. EXPERIMENTS.....	7
Experiment 01 :.....	7
Experiment 01 :.....	9
Experiment 02 :.....	10
Experiment 02 :.....	12
Experiment 03 :.....	13
Experiment 04 :.....	14

Note : Remove "Table of Content" before including in CP Book



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 2 / 52

Copyright ©2017. cAAS. All rights reserved.

18CSL37 : ANALOG AND DIGITAL ELECTRONICS LAB

A. LABORATORY INFORMATION

1. Lab Overview

<i>Degree:</i>	BE	<i>Program:</i>	CS
<i>Year / Semester :</i>	2 / 3	<i>Academic Year:</i>	2018-19
<i>Course Title:</i>	Analog and Digital Electronics Lab	<i>Course Code:</i>	18CSL37
<i>Credit / L-T-P:</i>	2 / 1-0-2	<i>SEE Duration:</i>	180 Minutes
<i>Total Contact Hours:</i>	40 Hrs	<i>SEE Marks:</i>	60Marks
<i>CIA Marks:</i>	40	<i>Assignment</i>	1 / Module
<i>Course Plan Author:</i>	Prof. Geetha Megaraj/Rashmi K T	<i>Sign</i>	Dt :
<i>Checked By:</i>		<i>Sign</i>	Dt :



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 3 / 52

Copyright ©2017. cAAS. All rights reserved.

2. Lab Content

Unit	Title of the Experiments	Lab Hours	Concept	Blooms Level
1	a) Design and construct a Schmitt trigger using Op-Amp for given UTP and LTP values and demonstrate its working. b) Design and implement a Schmitt trigger using Op-Amp using a simulation package for two sets of UTP and LTP values and demonstrate its working.	03	Analog Circuit Design	L4 Analyze
2	a) Design and construct a rectangular waveform generator (Op-Amp relaxation oscillator) for given frequency and demonstrate its working. b) Design and implement a rectangular waveform generator (Op-Amp relaxation oscillator) using a simulation package and demonstrate the change in frequency when all resistor values are doubled.	03	Analog Circuit Design	L4 Analyze
3	Design and implement an Astable multivibrator circuit using 555 timer for a given frequency and duty cycle.	03	Analog Circuit Design	L4 Analyze
4	Design and implement Half adder, Full Adder, Half Subtractor, Full Subtractor using basic gates.	03	Combinational circuit design	L4 Analyze
5	a) Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC. b) Design and develop the Verilog /VHDL code for an 8:1 multiplexer. Simulate and verify its working.	03	Boolean expression realization	L4 Analyze
6	Design and implement code converter I) Binary to Gray (II) Gray to Binary Code using basic gates.	03	Code converters design	L4 Analyze
7	Design and verify the Truth Table of 3-bit Parity Generator and 4-bit Parity Checker using basic Logic Gates with an even parity bit.	03	Parity generator and Checker design	L4 Analyze
8	a) Realize a J-K Master / Slave Flip-Flop using NAND gates and verify its truth table. b) Design and develop the Verilog / VHDL code for D Flip-Flop with positive edge triggering. Simulate and verify it's working.	03	JK Master/ Slave flip flop realization	L3 Analyze
9	a) Design and implement a mod-n ($n < 8$) synchronous up counter using J-K Flip- Flop ICs and demonstrate its working. b) Design and develop the Verilog / VHDL code for mod-8 up counter. Simulate and verify it's working.	03	counter design	L4 Analyze
10	Design and implement an asynchronous counter using decade counter IC to count up from 0 to n ($n \leq 9$) and demonstrate on 7-segment display (using IC- 7447).	03	counter design	L4 Analyze
11	Generate a Ramp output waveform using DAC0800 (Inputs are given to DAC through IC74393 dual 4-bit binary counter).	03	DAC realization	L4 Analyze



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 4 / 52

Copyright ©2017. cAAS. All rights reserved.

3. Lab Material

Unit	Details	Available
1	Text books	In Lib
2	Reference books	In dept
3	Others (Web, Video, Simulation, Notes etc.)	Not Available

4. Lab Prerequisites:

SNo	Course Code	Base Course: Course Name	Topic / Description	Sem	Remarks
1	15CSL37	Analog and Digital Electronics Lab	Knowledge on basic gates.	2	
			Knowledge on Boolean expressions	2	

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

5. General Instructions

SNo	Instructions	Remarks
1	Observation book and Lab record are compulsory.	
2	Students should report to the concerned lab as per the time table.	
3	After completion of the program, certification of the concerned staff in-charge in the observation book is necessary.	
4	Student should bring a notebook of 100 pages and should enter the readings /observations into the notebook while performing the experiment.	
5	The record of observations along with the detailed experimental procedure of the experiment in the Immediate last session should be submitted and certified staff member in-charge.	
6	Should attempt all problems / assignments given in the list session wise.	
7	It is responsibility to create a separate directory to store all the programs, so that nobody else can read or copy.	
8	When the experiment is completed, should disconnect the setup made by them, and should return all the components/instruments taken for the purpose.	
9	Any damage of the equipment or burn-out components will be viewed seriously either by putting penalty or by dismissing the total group of students from the lab for the semester/year	
10	Completed lab assignments should be submitted in the form of a Lab Record in which you have to write the algorithm, program code along with comments and output for various inputs given	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 5 / 52

Copyright ©2017. cAAS. All rights reserved.

6. Lab Specific Instructions

SNo	Specific Instructions	Remarks
1	Verify all the components and patch cords for their good working condition	
2	Make connections as shown in the circuit diagram	
3	Give supply to the trainer kit	
4	Provide input data to the circuit via switches and verify the truth table for digital experiments	
5	Verify the output waveform on Cathode Ray Oscilloscope	

B. OBE PARAMETERS

1. Lab / Course Outcomes

#	COs	Teach. Hours	Concept	Instr Method	Assessment Method	Blooms' Level
1	Design and analyze circuits schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC	09	Analog Circuit Design	Instructions & Demonstration	Slip Test	L4
2	Design and analyze combinational circuits like adders, subtractors, parity generators and code converters using combination of gates	09	Combinational circuit design	Instructions & Demonstration	Slip Test	L4
3	Realize boolean expressions using multiplexer IC	03	Boolean expression realization	Instructions & Demonstration	Slip Test	L4
4	Realize JK master slave flip flop using nand gates	03	JK Master/ Slave flip flop realization	Instructions & Demonstration	Slip Test	L4
5	Design and analyze synchronous counter and asynchronous counters using combination of flip flops	03	Counter design	Instructions & Demonstration	Slip Test CIA	L4
6	Generate ramp waveform by DAC using counter IC	03	DAC realization	Instructions & Demonstration	Slip Test CIA	L4
7	Understand simulation toolkit to design analog circuits	03	Analog Circuit simulation	Instructions & Demonstration	Slip Test CIA	L4
8	Understand simulation toolkit to design digital circuits	06	Digital Circuit simulation	Instructions & Demonstration	Assignment	L4
10						
11						
-	Total	42	-	-	-	-



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 6 / 52

Copyright ©2017, cAAS. All rights reserved.

Note: Identify a max of 2 Concepts per unit. Write 1 CO per concept.

2. Lab Applications

SNo	Application Area	CO	Level
1	Waveform generators are used in signal generators	CO1	L4
2	Adders are used in Arithmetic logic unit	CO2	L4
3	Multiplexers are used in communication systems	CO3	L2
4	Flip flops are used in memory devices	CO4	L4
5	Counters are used in Digital clock	CO5	L4
6	Digital to analog converters are used in data transmission	CO6	L4
7	Simulation toolkits are used to design and test circuits	CO7,C O8	L3

Note: Write 1 or 2 applications per CO.

3. Articulation Matrix

(CO – PO MAPPING)

#	Course Outcomes COs	Program Outcomes												Level			
		PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12				
CS501PC.1	Design and analyze circuits schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC	2	2														L2
CS501PC.2	Design and analyze combinational circuits like adders, subtracters, parity generators and code converters using combination of gates	3	3														L2
CS501PC.3	Realize boolean expressions using multiplexer IC	2															L2
CS501PC.4	Realize JK master slave flip flop using nand gates	2	3														L3
CS501PC.5	Design and analyze synchronous counter and asynchronous counters using combination of flip flops	3															L2
CS501PC.6	Generate ramp waveform by DAC using counter IC		1														L2
CS501PC.7	Understand simulation toolkit to design analog circuits					2											L3
CS501PC.8	Understand simulation toolkit to design digital circuits					2											L2



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 7 / 52

Copyright ©2017, cAAS. All rights reserved.

Note: Mention the mapping strength as 1, 2, or 3

4. Mapping Justification

Mapping		Mapping Level	Justification
CO	PO	-	-
CO1	PO1	2	Knowledge is required in construction of amplifiers and receivers
CO1	PO2	2	Analysis of amplifier and receiver circuits knowledge is required
CO2	PO1	3	Knowledge of adders and subtracters is required in design of ALU. Parity generators and code converters in communication systems
CO2	PO2	3	Adders and subtracters used to analyze ALU. Parity generators and code converters used to analyze communication systems
CO3	PO1	2	Knowledge is required in design of simplified circuits using multiplexer
CO4	PO1	2	Knowledge is required to build memory devices
CO4	PO2	3	To analyze memory devices flip flops are used
CO4	PO3	3	flip flops are used to design memory devices
CO5	PO1	3	Knowledge of counters helps the student to build timers and digital clocks
CO5	PO2	3	counters knowledge is required to analyze timers and digital clocks
CO5	PO3	2	counters are used to design timers and digital clocks
CO6	PO2	1	Knowledge is required to analyze working of communication systems
CO7	PO5	2	Use of simulation toolkit required to understand actual working of analog circuits
CO8	PO5	2	Use of simulation toolkit required to understand actual working of digital circuits

Note: Write justification for each CO-PO mapping.

5. Curricular Gap and Content

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					
3					
4					
5					



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 8 / 52

Copyright ©2017, cAAS. All rights reserved.

Note: Write Gap topics from A.4 and add others also.

6. Content Beyond Syllabus

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					

Note: Anything not covered above is included here.

C. COURSE ASSESSMENT

1. Course Coverage

Unit	Title	Teaching Hours	No. of question in Exam							CO	Levels
			CIA-1	CIA-2	CIA-3	Asg-1	Asg-2	Asg-3	SEE		
1	Schmitt Trigger	05	1	-	-	-	-	-	1	CO1	L4
2	Rectangular Waveform Generator	05	1	-	-	-	-	-	1	CO1	L4
3	Astable Multivibrator	03	1	-	-	-	-	-	1	CO1	L4
4	Full adder, Full Subtractor	03	-	1	-	-	-	-	1	CO2	L4
5	Multiplexer	05	-	1	-	-	-	-	1	CO3	L4
6	Binary to Gray	03	-	1	-	-	-	-	1	CO2	L4
7	Parity Generator and Checker	03	-	1	-	-	-	-	1	CO2	L4
8	JK Master slave Flip flop	05	-	-	1	-	-	-	1	CO4	L4
9	Synchronous Counter	05	-	-	1	-	-	-	1	CO5	L4
10	Asynchronous counter	03	-	-	1	-	-	-	1	CO5	L4
11	DACo800	03	-	-	1	-	-	-	1	CO6	L4
-	Total	60	7	8	5	5	5	5	20	-	-

Note: Write CO based on the theory course.

2. Continuous Internal Assessment (CIA)

Evaluation	Weightage in Marks	CO	Levels
CIA Exam - 1	25		
CIA Exam - 2			
CIA Exam - 3			
record	15		
Final CIA Marks	40	-	-



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 9 / 52

Copyright ©2017. cAAS. All rights reserved.

SNo	Description	Marks
1	Observation and Weekly Laboratory Activities	05 Marks
2	Record Writing	10 Marks for each Expt
3	Internal Exam Assessment	25 Marks
4	Internal Assessment	40 Marks
5	SEE	60 Marks
-	Total	100 Marks



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 10 / 52

Copyright ©2017. cAAS. All rights reserved.

D. EXPERIMENTS

Experiment 01 :



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 11 / 52



Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	1a	Marks	Date Planned	Date Conducted	
1	Title	Schmitt Trigger				
2	Course Outcomes	Design and analyze circuits schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC				
3	Aim	Design and implement the Schmitt Trigger using $\mu A741$ Op-Amp or given UTP and LTP values.				
4	Material / Equipment Required	Opamp, Resistors, DC regulated power supply, Dual power DC power supply Signal generator, CRO, Connecting wires, CRO probes, Bread Board				
5	Theory, Formula, Principle, Concept	<p>DESIGN</p> <p>From theory of Schmitt trigger circuit using op-amp, we have the triggering points,</p> $UTP = \frac{R1Vref}{R1+R2} + \frac{R2Vsat}{r1+r2}$ <p>V_{sat} is positive saturation of the opamp =90% of V_{CC}</p> $LTP = \frac{R1Vref}{R1+R2} - \frac{R2Vsat}{r1+r2}$ <p>Hence given the LTP & UTP values to find the values $R1, R2$ and V_{ref} values, the following design is used.</p> $UTP + LTP = \frac{2R1Vref}{R1+R2} \text{-----(1)}$ $UTP - LTP = \frac{2R1Vsat}{R1+R2} \text{-----(2)}$ <p>Let $V_{sat} = 10V$, $UTP = 4V$ & $LTP = 2V$, then equation (2) yields $R1=9R2$ $R2= 10 K\Omega$ $R1=90 K\Omega$</p> <p>(UTP + LTP) + From equation (1) we have $V_{ref} = \frac{((UTP+LTP)(R1+R2))}{2R1} = 3.33 V$</p>				
6	Procedure, Program, Activity, Algorithm, Pseudo Code1	1)Connect the circuit as shown the diagram. 2)Set $+V_{cc}$ and $-V_{cc}$ to $+12V$ and $-12V$ respectively 3)Set V_{ref} as per the design. 4)Apply V_{in} a sinusoidal signal of frequency around $500Hz$ $10V_{pp}$ from the signal generator. 5)observe the Input and output waveforms on the CRO 6)Using XY mode observe the hysteresis curve.				
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph					



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 12 / 52

Copyright ©2017, cAAS. All rights reserved.

8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	<div style="display: flex; justify-content: space-around;">   </div> <p>Designed value of UTP = 4V Designed value of LTP = 2V Designed value of Hysteresis = 2 V (UTP – LTP)</p>
11	Results & Analysis	
12	Application Areas	Waveform generators are used in signal generators
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 13 / 52

Copyright ©2017. cAAS. All rights reserved.

Experiment 01 :



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 14 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	1b	Marks	Date Planned	Date Conducted	
1	Title	Schmitt Trigger				
2	Course Outcomes	Design and implement a Schmitt trigger using Op-Amp using a simulation package for two sets of UTP and LTP values and demonstrate its working.				
3	Aim	Design and implement a Schmitt trigger using Op-Amp using a simulation package for two sets of UTP and LTP values and demonstrate its working.				
4	Material Equipment Required	1. uA 741 2. resistors 10k, 90k 3. vdc 3.3, 10 4. voltages 5. ground '0' source 6. designing software				
5	Theory, Formula, Principle, Concept	<p>DESIGN</p> <p>From theory of Schmitt trigger circuit using op-amp, we have the triggering points,</p> $UTP = \frac{R1Vref}{R1+R2} + \frac{R2Vsat}{r1+r2}$ <p>Vsat is positive saturation of the opamp =90% of VCC</p> $LTP = \frac{R1Vref}{R1+R2} - \frac{R2Vsat}{r1+r2}$ <p>Hence given the LTP & UTP values to find the values R1,R2 and Vref values, the following design is used.</p> $UTP + LTP = \frac{2R1Vref}{R1+R2} \text{-----(1)}$ $UTP - LTP = \frac{2R1Vsat}{R1+R2} \text{-----(2)}$ <p>Let Vsat = 10V, UTP = 4V & LTP = 2V, then equation (2) yields R1=9R2 R2= 10 KΩ R1=90 KΩ</p> <p>(UTP + LTP) + From equation (1) we have $Vref = \frac{((UTP+LTP)(R1+R2))}{2R1} = 3.33 \text{ V}$</p>				
6	Procedure, Program, Activity, Algorithm, Pseudo Code1	1. design the circuit as shown the diagram. 2. Set vdc values and resistor values 3. connect 0 source ground connection 4. place the wires and design as per given in circuits 5. set Run to time: 40msec 6. set step size:0.1msec 7. run the project design to get the expected waveform.				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 15 / 52

Copyright ©2017, cAAS. All rights reserved.

7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	
8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	<p>Designed value of UTP = 4V Designed value of LTP = 2V Designed value of Hysteresis = 2 V (UTP – LTP)</p>
11	Results & Analysis	
12	Application Areas	Waveform generators are used in signal generators
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 16 / 52

Copyright ©2017. cAAS. All rights reserved.

Experiment 02 :



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 17 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	2	Marks	Date Planned	Date Conducted	
1	Title	Rectangular waveform generator (Op-Amp relaxation oscillator)				
2	Course Outcomes	Design and analyze circuits Schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC				
3	Aim	To design and implement the rectangular waveform generator (Op-Amp relaxation oscillator) for given frequency				
4	Material Equipment Required	Opamp,Resistors,Capacitors,Dual power DC power supply, CRO, Connecting wires,CRO probes,Bread Board				
5	Theory, Formula, Principle, Concept	<p>The period of the output rectangular wave is given as $T = 2RC \ln \frac{1+B}{1-B}$ -----(1)</p> <p>Where, $B = \frac{R1}{R1+R2}$ is the feedback fraction</p> <p>If $R1 = R2$, then from equation (1) we have $T = 2RC \ln(3)$</p> <p>Another example, if $R2 = 1.16 R1$, then $T = 2RC$ -----(2)</p> <p>Example: Design for a frequency of 1kHz (implies $T = 1/f = 1/10^3 = 10^{-3} = 1\text{ms}$)</p> <p>Use $R2 = 1.16 R1$, for equation (2) to be applied.</p> <p>Let $R1 = 10\text{k}\Omega$, then $R2 = 11.6\text{k}\Omega$ (use $20\text{k}\Omega$ potentiometer as shown in circuit figure)</p> <p>Choose next a value of C and then calculate value of R from equation (2).</p> <p>Let $C = 0.1\mu\text{F}$ (i.e., 10^{-7}), then $R = T/2C = \frac{10^{-3}}{2 * 10^{-7}} = 5\text{k}\Omega$</p> <p>The voltage across the capacitor has a peak voltage of $\frac{R1}{R1+R2} V_{\text{sat}}$</p>				
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ol style="list-style-type: none"> 1. Connect the circuit as shown the diagram. 2. Set +Vcc and -Vcc to +12V and -12V respectively 3. observe the output waveforms on the CRO 4. Note down the Period T on the time scale on the CRO and hence compute the Frequency. 				
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph					
8	Observation Table, Look-up Table, Output					
9	Sample Calculations					



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 18 / 52

Copyright ©2017, cAAS. All rights reserved.

10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Waveform generators are used in signal generators
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 19 / 52

Copyright ©2017. cAAS. All rights reserved.

Experiment 02 :



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 20 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	2b	Marks	Date Planned	Date Conducted
1	Title	Rectangular waveform generator (Op-Amp relaxation oscillator)			
2	Course Outcomes	Design and implement a rectangular waveform generator (Op-Amp relaxation oscillator) using a simulation package and demonstrate the change in frequency when all resistor values are doubled.			
3	Aim	To design and implement the rectangular waveform generator (Op-Amp relaxation oscillator) for given frequency			
4	Material Equipment Required	1. uA 741 2. resistors 10k, 10k 3. vdc 3.3 , 10 4. voltages 5. ground '0' source 6. Capacitor 0.1 6. designing software			
5	Theory, Formula, Principle, Concept	<p>The period of the output rectangular wave is given as $T = 2RC \ln \frac{1+B}{1-B}$ -----(1)</p> <p>Where, $B = \frac{R1}{R1+R2}$ is the feedback fraction</p> <p>If $R1 = R2$, then from equation (1) we have $T = 2RC \ln(3)$</p> <p>Another example, if $R2 = 1.16 R1$, then $T = 2RC$ -----(2)</p> <p>Example: Design for a frequency of 1kHz (implies $T = 1/f = 1/10^3 = 10^{-3} = 1\text{ms}$)</p> <p>Use $R2 = 1.16 R1$, for equation (2) to be applied.</p> <p>Let $R1 = 10\text{k}\Omega$, then $R2 = 11.6\text{k}\Omega$ (use 20kΩ potentiometer as shown in circuit figure)</p> <p>Choose next a value of C and then calculate value of R from equation (2).</p> <p>Let $C = 0.1\mu\text{F}$ (i.e., 10^{-7}), then $R = T/2C = \frac{10^{-3}}{2 * 10^{-7}} = 5\text{k}\Omega$</p> <p>The voltage across the capacitor has a peak voltage of $\frac{R1}{R1+R2} V_{\text{sat}}$</p>			
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Connect the circuit as shown the diagram. 2. Set +Vcc and -Vcc to +12V and -12V respectively 3. observe the output waveforms on the CRO 4. Note down the Period T on the time scale on the CRO and hence compute the Frequency.			
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph				
8	Observation Table, Look-up Table, Output				
9	Sample Calculations				



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 21 / 52

Copyright ©2017, cAAS. All rights reserved.

10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Waveform generators are used in signal generators
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 22 / 52

Copyright ©2017. cAAS. All rights reserved.

Experiment 03 :



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 23 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	1	Marks	Date Planned	Date Conducted	
1	Title	555 Timer				
2	Course Outcomes	Design and analyze circuits schmitt trigger and rectangular waveform generator using operation amplifier IC and 555 IC				
3	Aim	To design and implement the rectangular waveform generator (Op-Amp relaxation oscillator) for given frequency				
4	Material Equipment Required	✓ Timer IC 555,Resistors,Capacitor,DC regulated power supply,Signal generator & CRO,Connecting wires,CRO probes, Bread Board				
5	Theory, Formula, Principle, Concept	<p>DESIGN</p> <p>Given frequency (f) = 1kHz and duty cycle = 60% (=0.6)</p> <p>The time period $T = 1/f = 1ms = t_H + t_L$</p> <p>Where t H is the time the output is high and t L is the time the output is low.</p> <p>From the theory of Astable multivibrator using 555 Timer, we have</p> $t_H = 0.693 R_B C \text{ -----(1)}$ $t_L = 0.693 (R_A + R_B) C \text{ -----(2)}$ $T = t_H + t_L = 0.693 (R_A + 2 R_B) C$ <p>Duty cycle = $t_H / T = 0.6$. Hence $t_H = 0.6T = 0.6ms$ and $t_L = T - t_H = 0.4ms$.</p> <p>Let $C = 0.1\mu F$ and substituting in the above equations,</p> <p>$R_B = 5.8k\Omega$ (from equation 1) and $R_A = 2.9k\Omega$ (from equation 2 & R_B values).</p> <p>The V_{CC} determines the upper and lower threshold voltages (observed from the capacitor voltage waveform) as $U_T = CC \wedge L_T = CC$.</p> <p>Note: The duty cycle determined by R_A & R_B can vary only between 50 & 100%. If R_A is much smaller than R_B, the duty cycle approaches 50%.</p> <p>Example 2: frequency = 1kHz and duty cycle = 75%, $R_A = 7.2k\Omega$ & $R_B = 3.6k\Omega$, choose $R_A = 6.8k\Omega$ and $R_B = 3.3k\Omega$.</p>				
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ol style="list-style-type: none"> 1. Connect the circuit as shown the diagram. 2. Set +Vcc to +5V 3. observe the output waveforms on the CRO 4. Note down the Period Ton and Toff on the time scale on the CRO and hence compute the period T and Frequency f. 5. Compute the duty cycle. 				
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph					
8	Observation Table, Look-up Table, Output					
9	Sample Calculations					
10	Graphs, Outputs					

CS
Prepared by

O/P

Approved. Patch



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 24 / 52

Copyright ©2017. cAAS. All rights reserved.

11	Results & Analysis	
12	Application Areas	Waveform generators are used in signal generators
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 25 / 52





Copyright ©2017. cAAS. All rights reserved.

Experiment 04 :



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 26 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	1	Marks	Date Planned	Date Conducted																																																																																																																												
1	Title	Adders and Subtractors																																																																																																																															
2	Course Outcomes	Design and analyze combinational circuits like adders, subtractors, parity generators and code converters using combination of gates																																																																																																																															
3	Aim	To Design and implement Half adder, Full Adder, Half Subtractor, Full Subtractor using basic gates.																																																																																																																															
4	Material Equipment Required	1.C 7404, IC7432, IC7408 2. Patch chords 3.Power chords 4.Trainer Kit																																																																																																																															
5	Theory, Formula, Principle, Concept	Application Areas																																																																																																																															
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output																																																																																																																															
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	Half Adder 	full adder 	half subtractor 	subtractor 																																																																																																																												
8	Observation Table, Look-up Table, Output	<table border="1" style="display: inline-table; margin-right: 20px;"> <thead> <tr> <th>A</th> <th>B</th> <th>Sum</th> <th>Carry</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <table border="1" style="display: inline-table; margin-right: 20px;"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Bout</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> <table border="1" style="display: inline-table;"> <thead> <tr> <th colspan="2">Inputs</th> <th colspan="3">Outputs</th> </tr> <tr> <th>A</th> <th>B</th> <th>D_i(Difference)</th> <th>B_o(Borrow)</th> <th></th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td></td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td></td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td></td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td></td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>					A	B	Sum	Carry	0	0	0	0	A	B	C	D	Bout	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	0	1	1	0	1	1	0	0	1	0	1	0	1	0	0	1	1	0	0	0	1	1	1	1	1	Inputs		Outputs			A	B	D _i (Difference)	B _o (Borrow)		0	0	0	0		0	1	1	1		1	0	1	0		1	1	0	0		0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	1	1	0	1	1	0	0	1	0	1	0	1	0	1	1	1	0	0	1	1	1	1	1	1
A	B	Sum	Carry																																																																																																																														
0	0	0	0																																																																																																																														
A	B	C	D	Bout																																																																																																																													
0	0	0	0	0																																																																																																																													
0	0	1	1	1																																																																																																																													
0	1	0	1	1																																																																																																																													
0	1	1	0	1																																																																																																																													
1	0	0	1	0																																																																																																																													
1	0	1	0	0																																																																																																																													
1	1	0	0	0																																																																																																																													
1	1	1	1	1																																																																																																																													
Inputs		Outputs																																																																																																																															
A	B	D _i (Difference)	B _o (Borrow)																																																																																																																														
0	0	0	0																																																																																																																														
0	1	1	1																																																																																																																														
1	0	1	0																																																																																																																														
1	1	0	0																																																																																																																														
0	0	0	0	0																																																																																																																													
0	0	1	1	0																																																																																																																													
0	1	0	1	0																																																																																																																													
0	1	1	0	1																																																																																																																													
1	0	0	1	0																																																																																																																													
1	0	1	0	1																																																																																																																													
1	1	0	0	1																																																																																																																													
1	1	1	1	1																																																																																																																													

CS

Prepared by

Checked by

Approved. Patch



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 27 / 52

Copyright ©2017. cAAS. All rights reserved.

9	Sample Calculations	
10	Graphs, Outputs	Respective Truth tables are verified
11	Results & Analysis	
12	Application Areas	Adders and subtractors are used in arithmetic logic unit
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 28 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 5



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 29 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	5a	Marks	Date Planned	Date Conducted																																																																																																																								
1	Title	Multiplexer																																																																																																																											
2	Course Outcomes	Design and analyze combinational circuits like adders, subtractors, parity generators and code converters using combination of gates																																																																																																																											
3	Aim	Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC.																																																																																																																											
4	Material Equipment Required	1. IC 74LS151 2. Patch chords 3. Power chords 4. Trainer Kit																																																																																																																											
5	Theory, Formula, Principle, Concept																																																																																																																												
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output																																																																																																																											
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																																																																																																												
8	Observation Table, Look-up Table, Output	<table border="1"> <thead> <tr> <th>Decimal</th> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>f</th> <th>MEV map entry</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0 □ D0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td></td></tr> <tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1 □ D1</td></tr> <tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td></td></tr> <tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1 □ D2</td></tr> <tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td></td></tr> <tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0 □ D3</td></tr> <tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td></td></tr> <tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>X</td><td>X □ D4</td></tr> <tr><td>9</td><td>1</td><td>0</td><td>0</td><td>1</td><td>X</td><td></td></tr> <tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td><td>X</td><td>X □ D5</td></tr> <tr><td>11</td><td>1</td><td>0</td><td>1</td><td>1</td><td>X</td><td></td></tr> <tr><td>12</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>D □ D6</td></tr> <tr><td>13</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td></td></tr> <tr><td>14</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>D □ D7</td></tr> <tr><td>15</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td></td></tr> </tbody> </table>					Decimal	A	B	C	D	f	MEV map entry	0	0	0	0	0	0	0 □ D0	1	0	0	0	1	0		2	0	0	1	0	1	1 □ D1	3	0	0	1	1	1		4	0	1	0	0	1	1 □ D2	5	0	1	0	1	1		6	0	1	1	0	0	0 □ D3	7	0	1	1	1	0		8	1	0	0	0	X	X □ D4	9	1	0	0	1	X		10	1	0	1	0	X	X □ D5	11	1	0	1	1	X		12	1	1	0	0	0	D □ D6	13	1	1	0	1	1		14	1	1	1	0	0	D □ D7	15	1	1	1	1	1	
Decimal	A	B	C	D	f	MEV map entry																																																																																																																							
0	0	0	0	0	0	0 □ D0																																																																																																																							
1	0	0	0	1	0																																																																																																																								
2	0	0	1	0	1	1 □ D1																																																																																																																							
3	0	0	1	1	1																																																																																																																								
4	0	1	0	0	1	1 □ D2																																																																																																																							
5	0	1	0	1	1																																																																																																																								
6	0	1	1	0	0	0 □ D3																																																																																																																							
7	0	1	1	1	0																																																																																																																								
8	1	0	0	0	X	X □ D4																																																																																																																							
9	1	0	0	1	X																																																																																																																								
10	1	0	1	0	X	X □ D5																																																																																																																							
11	1	0	1	1	X																																																																																																																								
12	1	1	0	0	0	D □ D6																																																																																																																							
13	1	1	0	1	1																																																																																																																								
14	1	1	1	0	0	D □ D7																																																																																																																							
15	1	1	1	1	1																																																																																																																								
9	Sample Calculations																																																																																																																												
10	Graphs, Outputs	Respective Truth tables are verified																																																																																																																											



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 30 / 52

Copyright ©2017. cAAS. All rights reserved.

11	Results & Analysis	
12	Application Areas	Adders and subtracters are used in arithmetic logic unit
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 31 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 5

-	Experiment No.:	5b	Marks	Date Planned	Date Conducted	
1	Title	Multiplexer				
2	Course Outcomes	Design and develop the Verilog /VHDL code for an 8:1 multiplexer. Simulate and verify its working				
3	Aim	Verilog /VHDL code for an 8:1 multiplexer				
4	Material Equipment Required	1. Designing tool software				
5	Theory, Formula, Principle, Concept					
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ol style="list-style-type: none"> 1. Create a new project 2. Create a new worksheet 3. Create a new blank page 4. Enter the user name and input output variable details 5. Create a new VHDL source 6. Type the code as given 				
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph					
8	Observation Table, Look-up Table, Output					
9	Sample Calculations					
10	Graphs, Outputs	Respective Truth tables are verified				
11	Results & Analysis					
12	Application Areas	Adders and subtracters are used in arithmetic logic unit				
13	Remarks					
14	Faculty Signature with Date					



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 32 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 6



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 33 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	1	Marks	Date Planned	Date Conducted																																																																																																																																																	
1	Title	Code Converters																																																																																																																																																				
2	Course Outcomes	Design and analyze combinational circuits like adders, subtractors, parity generators and code converters using combination of gates																																																																																																																																																				
3	Aim	To Design and implement code converter I) Binary to Gray II) Gray to Binary Code using basic gates.																																																																																																																																																				
4	Material Equipment Required	1.IC 7404, IC7432, IC7408 2. Patch chords 3.Power chords 4.Trainer Kit																																																																																																																																																				
5	Theory, Formula, Principle, Concept	Binary to Gray $G_3=B_3$ $G_0=B_0 \oplus B_1$ $G_1=B_1 \oplus B_2$ $G_2= B_2 \oplus B_3$ Grey to Binary $B_3=G_3$ $B_2=G_2 \oplus G_3$ $B_1=G_1 \oplus G_2 \oplus G_3$ $B_0= G_0 \oplus G_1 \oplus G_2 \oplus G_3$																																																																																																																																																				
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1.Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output																																																																																																																																																				
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																																																																																																																																					
	Observation Table, Look-up Table, Output	<table border="1"> <thead> <tr> <th colspan="4">Gray Code Input</th> <th colspan="4">Binary Code Output</th> </tr> <tr> <th>G3</th> <th>G2</th> <th>G1</th> <th>G0</th> <th>B3</th> <th>B2</th> <th>B1</th> <th>B0</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>					Gray Code Input				Binary Code Output				G3	G2	G1	G0	B3	B2	B1	B0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	1	0	0	1	0	0	0	1	0	0	0	1	1	0	1	1	0	0	1	0	0	0	1	1	1	0	1	0	1	0	1	0	1	0	1	1	0	0	1	0	0	0	1	1	1	1	1	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1	1	1	1	1	0	1	0	1	1	1	0	1	0	1	1	1	0	1	0	1	1	0	0	1	0	1	1	1	1	0	1	1	0	0	1	1	1	1	0	1	0	0	0	1	1	1	1
Gray Code Input				Binary Code Output																																																																																																																																																		
G3	G2	G1	G0	B3	B2	B1	B0																																																																																																																																															
0	0	0	0	0	0	0	0																																																																																																																																															
0	0	0	1	0	0	0	1																																																																																																																																															
0	0	1	1	0	0	1	0																																																																																																																																															
0	0	1	0	0	0	1	1																																																																																																																																															
0	1	1	0	0	1	0	0																																																																																																																																															
0	1	1	1	0	1	0	1																																																																																																																																															
0	1	0	1	0	1	1	0																																																																																																																																															
0	1	0	0	0	1	1	1																																																																																																																																															
1	1	0	0	1	0	0	0																																																																																																																																															
1	1	0	1	1	0	0	1																																																																																																																																															
1	1	1	1	1	0	1	0																																																																																																																																															
1	1	1	0	1	0	1	1																																																																																																																																															
1	0	1	0	1	1	0	0																																																																																																																																															
1	0	1	1	1	1	0	1																																																																																																																																															
1	0	0	1	1	1	1	0																																																																																																																																															
1	0	0	0	1	1	1	1																																																																																																																																															



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 34 / 52

Copyright ©2017. cAAS. All rights reserved.

	Sample Calculations	
10	Graphs, Outputs	Respective Truth tables are verified
11	Results & Analysis	
12	Application Areas	Code converters are used in data communication for error correction
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 35 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 7



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 36 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	1	Marks	Date Planned	Date Conducted
1	Title	Parity Generator and Parity Checker			
2	Course Outcomes				
3	Aim	To design and verify Truth Table of 3-bit Parity Generator and 4-bit Parity Checker using basic Logic Gates with an even parity bit			
4	Material Equipment Required	1.IC 7404, IC7432, IC7408 2. Patch chords 3.Power chords 4.Trainer Kit			
5	Theory, Formula, Principle, Concept	<p>Theory :Parity Generator and Checker A parity generator is a combinational logic circuit that generates the parity bit in the transmitter. On the other hand, a circuit that checks the parity in the receiver is called parity checker.</p> <p>The sum of the data bits and parity bits can be even or odd . In even parity, the added parity bit will make the total number of 1s an even amount whereas in odd parity the added parity bit will make the total number of 1s odd amount.</p> <p>In even parity bit scheme, the parity bit is '0' if there are even number of 1s in the data stream and the parity bit is '1' if there are odd number of 1s in the data stream. In odd parity bit scheme, the parity bit is '1' if there are even number of 1s in the data stream and the parity bit is '0' if there are odd number of 1s in the data stream. Let us discuss both even and odd parity generators.</p> <p>3 bit Parity Generator Let us assume that a 3-bit message is to be transmitted with an even parity bit. Let the three inputs A, B and C are applied to the circuits and output bit is the parity bit P. The total number of 1s must be even, to generate the even parity bit P. The figure below shows the truth table of even parity generator in which 1 is placed as parity bit in order to make all 1s as even when the number of 1s in the truth table is odd.</p>			
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe outputs			
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Parity Generator</p> </div> <div style="text-align: center;"> <p>Parity Checker</p> </div> </div>			
	Observation Table, Look-up Table, Output	Parity Generator		Parity Checker	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 37 / 52

Copyright ©2017, cAAS. All rights reserved.

		<table border="1"> <thead> <tr> <th colspan="3">3-bit message</th> <th>Even parity bit generator (P)</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Y</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="4">4-bit received message</th> <th>Parity error check C_p</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> <th>P</th> <th></th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	3-bit message			Even parity bit generator (P)	A	B	C	Y	0	0	0	0	0	0	1	1	0	1	0	1	0	1	1	0	1	0	0	1	1	0	1	0	1	1	0	0	1	1	1	1	4-bit received message				Parity error check C _p	A	B	C	P		0	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	1	1	0	0	1	0	0	1	0	1	0	1	0	0	1	1	0	0	0	1	1	1	1	1	0	0	0	1	1	0	0	1	0	1	0	1	0	0	1	0	1	1	1	1	1	0	0	0	1	1	0	1	1	1	1	1	0	1	1	1	1	1	0
3-bit message			Even parity bit generator (P)																																																																																																																																	
A	B	C	Y																																																																																																																																	
0	0	0	0																																																																																																																																	
0	0	1	1																																																																																																																																	
0	1	0	1																																																																																																																																	
0	1	1	0																																																																																																																																	
1	0	0	1																																																																																																																																	
1	0	1	0																																																																																																																																	
1	1	0	0																																																																																																																																	
1	1	1	1																																																																																																																																	
4-bit received message				Parity error check C _p																																																																																																																																
A	B	C	P																																																																																																																																	
0	0	0	0	0																																																																																																																																
0	0	0	1	1																																																																																																																																
0	0	1	0	1																																																																																																																																
0	0	1	1	0																																																																																																																																
0	1	0	0	1																																																																																																																																
0	1	0	1	0																																																																																																																																
0	1	1	0	0																																																																																																																																
0	1	1	1	1																																																																																																																																
1	0	0	0	1																																																																																																																																
1	0	0	1	0																																																																																																																																
1	0	1	0	0																																																																																																																																
1	0	1	1	1																																																																																																																																
1	1	0	0	0																																																																																																																																
1	1	0	1	1																																																																																																																																
1	1	1	0	1																																																																																																																																
1	1	1	1	0																																																																																																																																
	Sample Calculations																																																																																																																																			
10	Graphs, Outputs	Respective Truth tables are verified																																																																																																																																		
11	Results & Analysis																																																																																																																																			
12	Application Areas	Parity generators and checkers are used in error detection and correction techniques in networking systems																																																																																																																																		
13	Remarks																																																																																																																																			
14	Faculty Signature with Date																																																																																																																																			



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 38 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 8



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 39 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	8a	Marks	Date Planned	Date Conducted																														
1	Title	Master Slave Flip Flop																																	
2	Course Outcomes	Realize boolean expressions using multiplexer IC																																	
3	Aim	Realize a J-K Master / Slave Flip-Flop using NAND gates and verify its truth table.																																	
4	Material Equipment Required	1. IC 74LS10 2. IC 74LS00 3. Patch chords 4. Power chords 5. Trainer Kit																																	
5	Theory, Formula, Principle, Concept	<p>The control inputs to a clocked flip flop will be making a transition at approximately the same times as triggering edge of the clock input occurs. This can lead to unpredictable triggering.</p> <p>A JK master flip flop is positive edge triggered, where as slave is negative edge triggered. Therefore master first responds to J and K inputs and then slave. If J=0 and K=1, master resets on arrival of positive clock edge. High output of the master drives the K input of the slave. For the trailing edge of the clock pulse the slave is forced to reset. If both the inputs are high, it changes the state or toggles on the arrival of the positive clock edge and the slave toggles on the negative clock edge. The slave does exactly what the master does.</p>																																	
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output																																	
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																		
	Observation Table, Look-up Table, Output	<p>Function Table :</p> <table border="1"> <thead> <tr> <th>Clock</th> <th>J</th> <th>K</th> <th>Q</th> <th>Q'</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>Π</td> <td>0</td> <td>0</td> <td>Q₀</td> <td>Q₀'</td> <td>No Change</td> </tr> <tr> <td>Π</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Reset</td> </tr> <tr> <td>Π</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>Set</td> </tr> <tr> <td>Π</td> <td>1</td> <td>1</td> <td>Q₀</td> <td>Q₀</td> <td>Toggle</td> </tr> </tbody> </table>				Clock	J	K	Q	Q'	Comment	Π	0	0	Q ₀	Q ₀ '	No Change	Π	0	1	0	1	Reset	Π	1	0	1	0	Set	Π	1	1	Q ₀	Q ₀	Toggle
Clock	J	K	Q	Q'	Comment																														
Π	0	0	Q ₀	Q ₀ '	No Change																														
Π	0	1	0	1	Reset																														
Π	1	0	1	0	Set																														
Π	1	1	Q ₀	Q ₀	Toggle																														



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 40 / 52

Copyright ©2017. cAAS. All rights reserved.

	Sample Calculations	
10	Graphs, Outputs	Respective Truth tables are verified
11	Results & Analysis	
12	Application Areas	Flip flops are used in memory devices
13	Remarks	
14	Faculty Signature with Date	



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 41 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 8

-	Experiment No.:	8b	Marks	Date Planned	Date Conducted	
1	Title	D Flip-Flop with positive-edge triggering.				
2	Course Outcomes	Design and develop the Verilog / VHDL code for D Flip-Flop with positive-edge triggering. Simulate and verify its working.				
3	Aim	D Flip-Flop with positive-edge triggering..				
4	Material Equipment Required	1. Desining software tool				
5	Theory, Formula, Principle, Concept	It also has two outputs, with one being logically inverse of other. The data input is either logic 0 or 1, meaning low or high voltage. The clock input helps in synchronizing the circuit to an external signal. The set input and reset input are mostly held low. A D-type flip-flop can have two possible values. When input D = 0, the flip-flop undergoes a reset, which means the output would be set to 0. When input D = 1, the flip-flop does a set, which makes the output 1				
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ol style="list-style-type: none"> 1. Create a new project 2. Create a new worksheet 3. Create a new blank page 4. Enter the user name and input output variable details 5. Create a new VHDL source Type the code as given				
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph					
	Observation Table, Look-up Table, Output					
	Sample Calculations					
10	Graphs, Outputs	Respective Truth tables are verified				
11	Results & Analysis					
12	Application Areas	Flip flops are used in memory devices				
13	Remarks					
14	Faculty Signature with Date					



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 42 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 9



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 43 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	ga	Marks	Date Planned	Date Conducted																																																																																																																								
1	Title	Synchronous counter																																																																																																																											
2	Course Outcomes	Design and analyze synchronous counter and asynchronous counters using combination of flip flops																																																																																																																											
3	Aim	Design and implement a mod-n ($n < 8$) synchronous up counter using J-K Flip-Flop ICs and demonstrate its working																																																																																																																											
4	Material Equipment Required	1. IC 74LS76 2. IC 74LS08 3. Patch chords 4. Power chords 5. Trainer Kit																																																																																																																											
5	Theory, Formula, Principle, Concept	The ripple counter requires a finite amount of time for each flip flop to change state. This problem can be solved by using a synchronous parallel counter where every flip flop is triggered in synchronism with the clock and all the output which are scheduled to change do so simultaneously. The counter progresses counting upwards in a natural binary sequence from count 000 to count 100 advancing count with every negative clock transition and get back to 000 after this cycle.																																																																																																																											
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output																																																																																																																											
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<p><u>Circuit diagram of Mod – 8 counter:</u></p>																																																																																																																											
Observation Table, Look-up Table, Output	<p><u>DESIGN FOR MOD 8 UP COUNTER:</u></p> <table border="1"> <thead> <tr> <th colspan="3">Present State</th> <th colspan="3">Next state</th> <th colspan="6">Flip flop inputs</th> </tr> <tr> <th>QC</th> <th>QB</th> <th>QA</th> <th>QC+1</th> <th>QB+1</th> <th>QA+1</th> <th>KC</th> <th>JC</th> <th>KB</th> <th>JB</th> <th>KA</th> <th>JA</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>0</td> <td>X</td> <td>0</td> <td>X</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>0</td> <td>X</td> <td>1</td> <td>1</td> <td>X</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>X</td> <td>0</td> <td>0</td> <td>X</td> <td>X</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>X</td> <td>1</td> <td>1</td> <td>X</td> <td>1</td> <td>X</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>X</td> <td>X</td> <td>0</td> <td>X</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>X</td> <td>X</td> <td>1</td> <td>1</td> <td>X</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>X</td> <td>0</td> <td>X</td> <td>X</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>X</td> <td>1</td> <td>X</td> <td>1</td> <td>X</td> </tr> </tbody> </table>					Present State			Next state			Flip flop inputs						QC	QB	QA	QC+1	QB+1	QA+1	KC	JC	KB	JB	KA	JA	0	0	0	0	0	1	X	0	X	0	X	1	0	0	1	0	1	0	X	0	X	1	1	X	0	1	0	0	1	1	X	0	0	X	X	1	0	1	1	1	0	0	X	1	1	X	1	X	1	0	0	1	0	1	0	X	X	0	X	1	1	0	1	1	1	0	0	X	X	1	1	X	1	1	0	1	1	1	0	X	0	X	X	1	1	1	1	0	0	0	1	X	1	X	1	X
Present State			Next state			Flip flop inputs																																																																																																																							
QC	QB	QA	QC+1	QB+1	QA+1	KC	JC	KB	JB	KA	JA																																																																																																																		
0	0	0	0	0	1	X	0	X	0	X	1																																																																																																																		
0	0	1	0	1	0	X	0	X	1	1	X																																																																																																																		
0	1	0	0	1	1	X	0	0	X	X	1																																																																																																																		
0	1	1	1	0	0	X	1	1	X	1	X																																																																																																																		
1	0	0	1	0	1	0	X	X	0	X	1																																																																																																																		
1	0	1	1	1	0	0	X	X	1	1	X																																																																																																																		
1	1	0	1	1	1	0	X	0	X	X	1																																																																																																																		
1	1	1	0	0	0	1	X	1	X	1	X																																																																																																																		



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 44 / 52

Copyright ©2017, cAAS. All rights reserved.

9	Sample Calculations	<p>Design:</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>JA</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>CA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td></td> <td>1</td> <td>X</td> <td>X</td> <td>1</td> </tr> <tr> <td></td> <td>1</td> <td></td> <td>1</td> <td>X</td> <td>X</td> <td>1</td> </tr> </table> <p>JA = 1</p> </div> <div style="text-align: center;"> <p>KA</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>CA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td></td> <td>X</td> <td>1</td> <td>1</td> <td>X</td> </tr> <tr> <td></td> <td>1</td> <td></td> <td>X</td> <td>1</td> <td>1</td> <td>X</td> </tr> </table> <p>KA = 1</p> </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p>JB</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>CA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td></td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> </tr> <tr> <td></td> <td>1</td> <td></td> <td>0</td> <td>1</td> <td>X</td> <td>X</td> </tr> </table> <p>JB = QA</p> </div> <div style="text-align: center;"> <p>KB</p> <table border="1"> <tr> <td></td> <td>QB</td> <td>CA</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>QC</td> <td>0</td> <td></td> <td>X</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>1</td> <td></td> <td>X</td> <td>X</td> <td>1</td> <td>0</td> </tr> </table> <p>KB = QA</p> </div> </div>		QB	CA	00	01	11	10	QC	0		1	X	X	1		1		1	X	X	1		QB	CA	00	01	11	10	QC	0		X	1	1	X		1		X	1	1	X		QB	CA	00	01	11	10	QC	0		0	1	X	X		1		0	1	X	X		QB	CA	00	01	11	10	QC	0		X	X	1	0		1		X	X	1	0
	QB	CA	00	01	11	10																																																																																
QC	0		1	X	X	1																																																																																
	1		1	X	X	1																																																																																
	QB	CA	00	01	11	10																																																																																
QC	0		X	1	1	X																																																																																
	1		X	1	1	X																																																																																
	QB	CA	00	01	11	10																																																																																
QC	0		0	1	X	X																																																																																
	1		0	1	X	X																																																																																
	QB	CA	00	01	11	10																																																																																
QC	0		X	X	1	0																																																																																
	1		X	X	1	0																																																																																
10	Graphs, Outputs	Respective Truth tables are verified																																																																																				
11	Results & Analysis																																																																																					
12	Application Areas	Counters are used in digital clock																																																																																				
13	Remarks																																																																																					
14	Faculty Signature with Date																																																																																					



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 45 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 9



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 46 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	gb	Marks	Date Planned	Date Conducted	
1	Title	mod-8 up counter				
2	Course Outcomes	Design and develop the Verilog / VHDL code for mod-8 up counter. Simulate and verify its working				
3	Aim	VHDL code for mod-8 up counter				
4	Material Equipment Required	1. Designing software tool				
5	Theory, Formula, Principle, Concept	Then counters are sequential logic devices that follow a predetermined sequence of counting states which are triggered by an external clock (CLK) signal. The number of states or counting sequences through which a particular counter advances before returning once again back to its original first state is called the modulus (MOD). In other words, the modulus (or just modulo) is the number of states the counter counts and is the dividing number of the counter.				
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ol style="list-style-type: none"> 1. Create a new project 2. Create a new worksheet 3. Create a new blank page 4. Enter the user name and input output variable details 5. Create a new VHDL source Type the code as given				
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph					
	Observation Table, Look-up Table, Output					
9	Sample Calculations					
10	Graphs, Outputs	Respective Truth tables are verified				
11	Results & Analysis					
12	Application Areas	Counters are used in digital clock				
13	Remarks					
14	Faculty Signature with Date					



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 47 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 10



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 48 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	10	Marks		Date Planned		Date Conducted																																									
1	Title	Asynchronous counter																																														
2	Course Outcomes	Design and analyze synchronous counter and asynchronous counters using combination of flip flops																																														
3	Aim	Design and implement an asynchronous counter using decade counter IC to count up from 0 to n(n<=9) and demonstrate on 7-segment display (using IC-7447).																																														
4	Material Equipment Required	1.IC7490, IC7443 2. Patch chords 3.Power chords 4.Trainer Kit																																														
5	Theory, Formula, Principle, Concept	Asynchronous counter is a counter in which the clock signal is connected to the clock input of only first stage flip flop. The clock input of the second stage flip flop is triggered by the output of the first stage flip flop and so on. This introduces an inherent propagation delay time through a flip flop. A transition of input clock pulse and a transition of the output of a flip flop can never occur exactly at the same time. Therefore, the two flip flops are never simultaneously triggered, which results in asynchronous counter operation.																																														
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1.Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output																																														
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																															
8	Observation Table, Look-up Table, Output	<table border="1"> <thead> <tr> <th>Clock</th> <th>A</th> <th>B</th> <th>C</th> <th>D</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>2</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>3</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>4</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>5</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>6</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>							Clock	A	B	C	D	0	0	0	0	0	1	0	0	0	1	2	0	0	1	0	3	0	0	1	1	4	0	1	0	0	5	0	1	0	1	6	0	1	1	0
Clock	A	B	C	D																																												
0	0	0	0	0																																												
1	0	0	0	1																																												
2	0	0	1	0																																												
3	0	0	1	1																																												
4	0	1	0	0																																												
5	0	1	0	1																																												
6	0	1	1	0																																												



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 49 / 52

Copyright ©2017. cAAS. All rights reserved.

		7	1	0	0	0	
		8	1	0	0	1	
9	Sample Calculations						
10	Graphs, Outputs	Respective Truth tables are verified					
11	Results & Analysis						
12	Application Areas	Counters are used in digital clock					
13	Remarks						
14	Faculty Signature with Date						



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 50 / 52

Copyright ©2017. cAAS. All rights reserved.

Expt 11



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:07-08-2019
Title: Course Lab Manual		Page: 51 / 52

Copyright ©2017, cAAS. All rights reserved.

-	Experiment No.:	10	Marks		Date Planned		Date Conducted	
1	Title	Digital to analog converter						
2	Course Outcomes	Generate ramp waveform by DAC using counter IC						
3	Aim	Generate a Ramp output waveform using DAC0800 (Inputs are given to DAC through IC74393 dual 4-bit binary counter).						
4	Material Equipment Required	/DAC0800, IC74393, Trainer Kit, Patch chords , CRO						
5	Theory, Formula, Principle, Concept							
6	Procedure, Program, Activity, Algorithm, Pseudo Code	1. Verify all components and patch chords whether they are in good condition or not. 2. Make connections as shown in the circuit diagram. 3. Give supply to the trainer kit. 4. Provide input data to the circuit via switches. 5. Verify truth table sequence and observe output						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph							
8	Observation Table, Look-up Table, Output							
9	Sample Calculations							
10	Graphs, Outputs							
11	Results & Analysis							
12	Application Areas	DAC are used in data transmission						
13	Remarks							
14	Faculty Signature with Date							



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:07-08-2019
Title:	Course Lab Manual	Page: 52 / 52

Copyright ©2017. cAAS. All rights reserved.